

		Project:	330S-14&15
		Engineer:	Ken
Size	Title:	Block Diagram	
Custom		Rev	V01
Date:	Monday, January 08, 2018	Sheet	1 of 81


TABLE OF CONTENTS

01 -- COVER PAGE	31 -- NA	61--PWR-DDR
02 -- TABLE OF CONTENTS	32 -- NA	62--PWR-+V2P5U_VPP
03--SKL-U(1/12)DDI,MISC,XDP,EDP	33 -- NA	63--PWR-+1.0V_PRIM
04--SKL-U(2/12)DDR4	34 -- NC_HDMI LEVEL SHIFTERS	64--PWR-NA
05--SKL-U(3/12)SPI,ESPI,SMB,LPC	35 -- NC_HDMI CONNECTOR	65--PWR-+1.8V_PRIM
06--SKL-U(4/12)HDA,EMMC,SD	36 -- DISPLAY	66--PWR-CPU VR IC
07--SKL-U(5/12)CLK,GPIO	37 -- TOUCH PANEL AND DOCK	67--PWR-VCC_CORE/GT/SA
08--SKL-U(6/12)GPIO	38 -- SENSORS & LID	68--PWR-Block Diagram
09--SKL-U(7/12)PCIE,USB,SATA	39 -- FRONT AND REAR CAMERA CON	69--PWR_Change list
10--SKL-U(8/12)Power	40 -- CAMERA DISCRETE CONTROLL	
11--SKL-U(9/12)Power	41 -- TPM	
12--SKL-U(10/12)Power,SVID	42 -- USB3.0 CONN	
13--SKL-U(11/12)GND	43 -- WLAN WIFI BT MODULE	
14--SKL-U(12/12)RSVD	44 -- WWAN MODULE	
15--SOC (DECOUPLING)	45 -- MICRO SIM	
16--NA	46 -- AUDIO CODEC	
17--NA	47 -- AUDIO-MIC AND SPKRS	
18--NA	48 -- IO board CONN	
19--DDR4_CHA	49 -- DC JACK	
20--DDR4_CHB SODIMM	50 -- EMBEDDED CONTROLLER	
21--DDR4 Decoupling	51 -- BUTTON & LED	
22--NA	52 -- TYPE-C MULTIPLEXER	
23--RF / EMC Solution	53 -- TYPE-C PD CONTROLLER	
24 -- SYSTEM FLASH	54 -- NC_TYPE-C BOOST VR	
25 -- NC_EMMC	55 -- TYPE-C CONNECTOR	
26 -- PCIE SSD MODULE	56 -- UART CONN & HOLE & CLIP	
27 -- NC_MICRO-SD CARD	57 -- HW Change list	
28 -- NC_SD CARD POWER	58--PWR_DCIN/BATT CONN	
29 -- CPU THERMAL SENSOR	59--PWR_CHARGER(OZ8690)	
30 -- FAN conn	60--PWR-+V5P0A / +V3P3A	


INTERNAL ONLY

BPAGE DRAWING


shy_x_mrd -
Wed Jun 03 11:22:42 2015


		Project: 330S-14&15	
		Engineer: Ken	
Size	Title: TABLE OF CONTENTS	Rev	
Custom		V01	
Date:	Monday, January 08, 2018	Sheet	2 of 81

CPU/PCIE



CPU/Memory








CPU/Display&MSIC




SVC and SVD are the clock and serial data of the serial VID interface.

PWROK is an APU output signal
Connect to VDDCR_CPU and
VDDCR_NB regulator
PWROK input/VDD_18.


RESET_L is an active-low bidirectional
signal that resets the APU when asserted
VDD_18




The processor asserts PROCHOT_L when the
hardware thermal control (HTC) is active.
External hardware can assert PROCHOT_L to
reduce APU power consumption by forcing HTC
activation




CPU/I2C&HDA&MSIC





CPU/SATA&USB&LPC&SPI




CPU/GND







HDT+ CONN




UART Connector






		Project: 330S-14&15	
		Engineer: Ken	
Size	Title: NA		Rev
Custom			V01
Date:	Monday, January 08, 2018	Sheet 12 of	81




 3nod三诺		Project: 330S-14&15		
		Engineer: Ken		
Size	Title: NA			Rev
Custom				V01
Date: Monday, January 08, 2018		Sheet	13	of 81


CPU/Straping




	LPC_CLK0	LPC_CLK1	LFRAME_L	AGPIO3 Int pull-up	RTC_CLK Int pull-up	SYS_RST# Int pull-up
PULL HIGH	BOOT FAIL TIMER ENABLED	Use 48Mhz crystal clock and generate both internal and external clocks (DEFAULT)	SPI ROM (DEFAULT)	Enhanced reset logic (for quicker S5 S5 resume) (DEFAULT)	Coin battery is on board. (DEFAULT)	normal reset mode (DEFAULT)
PULL LOW	BOOT FAIL TIMER DISABLED (DEFAULT)	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	LPC ROM	Default to traditional reset logic	Coin battery is not on board.	short reset mode

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


		Project: 330S-14&15	
		Engineer: Ken	
Size	Title: NA		Rev
C			V01
Date: Monday, January 08, 2018		Sheet 15 of	81

 3nod 三诺		Project: 330S-14&15	
		Engineer: Ken	
Size	Title: NA	Rev	
B		V01	
Date:	Monday, January 08, 2018	Sheet	16 of 81


	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Project: 330S-14&15	
		Engineer: Ken	
Size	Title: NA		Rev
B			V01
Date: Monday, January 08, 2018		Sheet 17 of	81








Memory down/DDR4*4








Memory down/DDR4*4



SODIMM



DDR4*4 /Decoupling capacitor






1uF:2 as near each x16
DRAM device as
possible

10uF:Distributed around
the DRAM devices

1uF:4 as near each x16
DRAM device as
possible


10uF:Distributed around
the DRAM devices

1uF:2 as near each x20
DRAM device as
possible




10uF:Distributed around
the DRAM devices





		Project: 330S-14&15	
		Engineer: Ken	
Size	Title: NA		Rev
Custom			V01
Date: Monday, January 08, 2018		Sheet 22	of 81




		Project: 330S-14&15	
		Engineer: Ken	
Size	Title: RF / EMC Solution		Rev
Custom			V01
Date:	Monday, January 08, 2018	Sheet 23 of	81

SPI ROM



		Project: 330S-14&15	
		Engineer: Ken	
Size	Title: SYSTEM FLASH		Rev
Custom			V01
Date:	Monday, January 08, 2018	Sheet 24 of	81

SATA HDD




INTERNAL ONLY

BPAGE DRAWING

sky_y_mrd.GND
Wed Jun 03 11:22:52 2015

		Project: 330S-14&15	
Engineer: Ken		Rev V01	
Size Custom	Title: HDD	Date: Monday, January 08, 2018	Sheet 25 of 81


M.2 SSD Module




INTERNAL ONLY

BPAGE DRAWING

shy_x_mrd +V3P3.26
Wed Jun 03 11:22:52 2015

		Project: 330S-14&15	
		Engineer: Ken	
Size	Title: PCIE SSD MODULE	Rev	
Custom		V01	
Date:	Monday, January 08, 2018	Sheet 26	of 81

IO connector/USB3.0 PORT&USB card reader&LID sensor



		Project: 330S-14&15	
Size: Custom		Engineer: Ken	
Title: IO CONNECTOR		Rev: V01	
Date: Thursday, January 11, 2018		Sheet 27 of 81	

Thermal Sensor

1/4 Add connect to SOC & EC





Table 10. Remote temperature THERM limit
The default value is trapping after power up 100ms by different pull-up resistors of THERM and ALERT pin:

TEMPERATURE (°C)		THERM				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125




FAN conn

CIS ok

1/11 Update FAN pin define



1. Power Supply (+)
2. FG or RD Output
3. Power Return (-)
4. PWM Input

		Project: 330S-14&15	
		Engineer: Ken	
Size	Title: FAN conn	Rev	
Custom		V01	
Date:	Monday, January 08, 2018	Sheet	30 of 81

<XPL_PAGE_TITLE>		7	6	5	4	3	2	1
D								
C								
B								
A								
8	7	6	5	4	3	2	1	

INTERNAL ONLY

BPAGE DRAWING

sky_x_mrd +V3P3.32
Wed Jun 03 11:22:55 2015

3nod三诺

Size

Custom

Title:NA

Date:Monday, January 08, 2018

Rev

V01

Project:330S-14&15


Engineer:Ken

Sheet32 of 81

INTERNAL ONLY


BPAGE DRAWING

sky_y_mrd +V3P3.32
Wed Jun 03 11:22:55 2015

		Project: 330S-14&15	
		Engineer: Ken	
Size	Title: NA		Rev
Custom			V01
Date:	Monday, January 08, 2018	Sheet 32 of	81

sky_y_mrd.GND

sky_y_mrd.GND



Engineer: *Luffy*

Engineer: *Luffy*

Custom

Date: Monday, January 08, 2018

Custom

Date: Monday, January 08, 2018

--	--



EDP DISPLAY

10	Backlight power consumption	3.94W
11	Panel power consumption	1.03W


BL_PWR | LED Power Supply:6V-8.4V

BL_PWM_DIM	LED PWM signal input. H=3.3V
BL_ENABLE	LED enable input. H=3.3V




USB 2.0 Camera



USB 2.0 touch panel



5 APU_BLPWM
5 APU_BLEN
5 APU_DIGON




Project: 330S-14&15	
Engineer: Luffy	
Size	Title: DISPLAY
Custom	Rev
Date: Monday, March 12, 2018	Sheet 36 of 81

<XR_PAGEgTITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

BPAGE DRAWING

apl.IT.GND
Fri May 27 08:47:32 2016

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: USB2.0		Rev
Custom			V01
Date:	Monday, January 08, 2018	Sheet 37 of 81	

Sensors

D

D

C

C


B


B

A

A

+V3.3AL  +V3.3AL 27,42,50,51,57,59,60

		Project: 330S-14&15		
		Engineer: Luffy		
Size	Title: LID			Rev
Custom				V01
Date:	Monday, January 08, 2018		Sheet 38 of	81

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date:	Monday, January 08, 2018	Sheet 39 of	81

<XR_PAGE_TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

3nod三诺

Size

Custom

Title: NA

Date: Monday, January 08, 2018

Rev

V01

Project: 330S-14&15


Engineer: Luffy


Wed Jun 03 11:22:59 2015

Date: Monday, January 08, 2018

Sheet 40 of 81

Wed Jun 03 11:22:59 2015

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date:	Monday, January 08, 2016	Sheet	40 of 81



D

D

C

C

B

B


A

A


INTERNAL ONLY

BPAGE DRAWING


























slky_v_rmt3-1\3P3.41
Wed Jun 03 11:22:59 2015

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date:	Monday, January 08, 2018	Sheet	41 of 81

USB3.0



D+/D- ESD



Project: 330S-14815	
Engineer: Luffy	
Size: Custom	Title: USB3.0 CONN
Date: Thursday, March 15, 2018	Sheet 42 of 81

WIFI & BT Module

+3.3V_RUN


+V3P3SX_CWS

EC-SVT-05

+3.3V_ALW

SH4303

EC-SIT-13



PCIE*2 Gen2 for WIFI

3 PCIE_GPP_WLAN_C_TX3P
3 PCIE_GPP_WLAN_C_TX3N

3 PCIE_GPP_WLAN_RX3P
3 PCIE_GPP_WLAN_RX3N

7 PCIE_REFCLK_WLAN_DP
7 PCIE_REFCLK_WLAN_DN

6 WLAN_CLK_REQ_N
6 PCIE_WAKE_WIFI_N

7 USB2_P3_BT_DP
7 USB2_P3_BT_DN

7 PCIE_REFCLK_WLAN_R_DP
7 PCIE_REFCLK_WLAN_R_DN

6 WLAN_CLK_REQ_N
6 PCIE_WAKE_WIFI_N

7,10,50 LPC_FRAME_N
7,50 LPC_AD3

7,50 LPC_AD2
7,50 LPC_AD1

7,50 LPC_AD0
7,10 LPC_CLK1


+V3P3SX_CWS

R4321 10K

R0402_N

WLAN_CLK_REQ_N

CIS ok



+V3P3SX_CWS

R4320 10K

R0402_N

SUS_CLK_R

WLAN_RST_R

BT_DISABLE_N

WIFI_DISABLE_N

SM_BAT_DATA_DEBUG

SM_BAT_CLK_DEBUG

TP10009

TP10010

TP9992

TP9993

TP9976

TP9977

WIFI/BT_SLOT_TX

WIFI/BT_SLOT_RX

RTC_CLK 6,10,50

BT_DISABLE_N

WIFI_DISABLE_N

SM_BAT_DATA_DEBUG

SM_BAT_CLK_DEBUG

TP10009

TP10010

TP9992

TP9993

TP9976

TP9977

WIFI/BT_SLOT_TX

WIFI/BT_SLOT_RX

RTC_CLK 6,10,50

BT_DISABLE_N

WIFI_DISABLE_N

4/21 Add SM_BAT_DATA connect to JWLAN1.58,
Add SM_BAT_CLK connect to JWLAN1.60,
Debug card need.

4/21 Add R4325,R4326 0ohm for Debug card

6/27 R4325,R4326 change to NI,
because WLAN card "intel 2x2AC 8260" I2C is 1.8V,
mother board I2C is 3.3V

WLAN_RST_R

R4323 0R

R4324 0R

R0402_N

PLT_RST_N 6,26,50,74

LPC_RST_N 7,50

WLAN_RST_R

R4323 0R

R4324 0R

R0402_N

PLT_RST_N 6,26,50,74

LPC_RST_N 7,50

WLAN_RST_R

R4323 0R

R4324 0R

R0402_N

PLT_RST_N 6,26,50,74

LPC_RST_N 7,50

INTERNAL ONLY

BPAGE DRAWING

shy_y_mtd-V3P3-43
Wed Jun 03 11:23:00 2015

		Project:	330S-14&15
		Engineer:	Luffy
Size	Custom	Title:	WLAN WIFI BT MODULE
Date:	Tuesday, February 06, 2018	Rev	V01
		Sheet	43 of 81

<XR_PAGE_TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

3nod

三诺

Size

Custom

Title: NA

Date: Monday, January 08, 2018


Project: 330S-14&15

Engineer: Luffy

Rev

V01

Sheet 44 of 81

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date:	Monday, January 08, 2018	Sheet 44 of	81

<XR_PAGE_TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

INTERNAL ONLY

BPAGE DRAWING

sky_x_mrd.GND
Wed Jun 03 11:23:01 2015

3nod三诺

Size

Custom

Title:NA

Date:Monday, January 08, 2018

Project:330S-14&15

Engineer:Luffy

Rev


V01


Sheet45

of81

INTERNAL ONLY


BPAGE DRAWING
sky_y_mrd.GND
Wed Jun 03 11:23:01 2015

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date: Monday, January 08, 2018		Sheet 45 of 81	



Speaker

EC-SVT-05



INTERNAL ONLY

BPAGE DRAWING

sky_y_mrd.GND
Wed Jun 03 11:23:02 2015

		Project: 330S-14&15	
Size: Custom		Engineer: Luffy	
Title: Speaker		Rev: V01	
Date: Wednesday, January 10, 2018		Sheet 47 of 81	

<XPL_PAGE_TITLE>	7	6	5	4	3	2	1
D							D
C							C
B							B
A							A
8	7	6	5	4	3	2	1

BPAGE DRAWING

shy_y_mrd +VCHG.49
Wed Jun 03 11:23:03 2015




Project: 330S-14&15


Engineer: Luffy


Size	Title: NA	Rev
Custom		V01
Date:	Monday, January 08, 2018	Sheet 49 of 81

Charger LED



SYS LED



		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: BUTTON & LED		Rev
Custom			V01
Date:	Monday, February 05, 2018	Sheet 51 of 81	

<XR_PAGE_TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

3nod三诺

Size

Custom

Date:

Monday, January 08, 2018

Title:

TYPE-C Switch

Engineer:

Luffy

Rev


V01

Sheet


52

of




81

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: TYPE-C Switch		Rev
Custom			V01
Date:	Monday, January 08, 2018	Sheet	52 of 81

Type c connector 15"




For TYPE C



		Project:	330S-14&15
		Engineer:	Luffy
Size	Title: TYPE-C CONN		Rev
Custom			V01
Date:	Monday, January 08, 2018	Sheet	53 of 81

Type c PD






6,55 USB2_P2_WP1_OC_N R4619 0R
55 VBUS_EN R0402_N | 5%

IC 20mA

Swap P/N for USB3.1 GEN2
SSRX/TX no via layout.

```
Zdiff=90ohm
Swap P/N for USB3.1 GEN2
SSRX/TX no via layout.
```





```

B3
  B2
    A10
    A11

    A3
  A2
    B10
    B11


```



Power Switch High Enable



Power switch enable pin	Note
Low Active	R4701/R4702 mount
High Active	R4702 mount,R16 don't mount

Rp configuration



	M1	M0
Rp:900mA	0	1
Rp:1.5A	1	0
Rp:3.0A	1	1



Rp: 3A (now)



For C_VBUS
power switch OCP pin

OCP Low Enable

Power switch OCP pin	Note
Low Active	R4704/R4703 mount
High Active	R4704 mount, R4703 don't mount










Shielding

Holes


2.8mm

3/30 chnagne screw




		Project: 330S-14&15	
		Engineer: Luffy	
Size Custom	Title: UART CONN & HOLE & CLIP		Rev V01
Date: Thursday, January 11, 2018		Sheet 56	of 81


57: BATTERY CONNECTOR




57: AC Adapter CONNECTOR




58: BATTERY CHARGER





59: +V5CP POWER SUPPLY



59:+V3P3A POWER SUPPLY




59: +V5P0A / +1.8V_RUN POWER SUPPLY




[illegible]


61: +0.775V_ALW POWER SUPPLY




62: DDR POWER SUPPLY




62 +MEM_VPP POWER SUPPLY




62: +V5POS/+3.3V_RUN POWER SUPPLY




62: +VDDP_RUN POWER SUPPLY




64: CPU POWER



	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1


		Project: 330S	
		Engineer: GGS	
Size	Title: VDDP		Rev
C			V01
Date: Monday, January 08, 2018		Sheet 66 of	81

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1


		Project: 330S	
		Engineer: GGS	
Size	Title:		Rev
C			V01
Date: Monday, January 08, 2018		Sheet 67	of 81

+VDD33/1V8_AON + POWER SUPPLY for GPU

GPU_VDD08 POWER SUPPLY for GPU





+MVDDQ POWER SUPPLY for GPU




Project: 330S		Rev	
Engineer: GGS		V01	
Size	Title: GPU_VDD18/VDD33/VDD08/VDDRAM		
Date: Monday, January 29, 2018	Sheet: 68	of 81	

70: GPU POWER







	A	B	C	D	E
1					
2					
3					
4					

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: VDDCI		Rev
C			V01
Date: Monday, January 08, 2018		Sheet 71 of	81

	A	B	C	D	E
1					
2					
3					
4					


		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: VDDCI		Rev
C			V01
Date: Monday, January 08, 2018		Sheet 72 of	81

GPU/PCIE





P16-PWR0K Output Voltage


OPTION FOR 3.3V tolerance VR,
Check with VR vendor




SVC	SVD	V
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8




MLPS	Bit					BOM		
	5	4	3	2	1	R _{pu} ()	R _{pd} ()	C(nF)
PS ₀ [5:1]	1	1	0	0	1	RV28=8.45K	RV33=2K	CV1=NC
PS ₁ [5:1]	1	1	0	0	1	RV29=0.45K	RV34=2K	CV2=NC
PS ₂ [5:1]	1	1	0	0	0	RV42=NC	RV49=4.75K	CV3=NC
PS ₃ [5:1]	1	1	X	X	X	RV43=X76	RV50=X76	CV4=NC





Signal Name	Nominal Set Voltage	DC Tolerance	AC Tolerance	Maximum Current
VDDC + VDDCI	"R17M-M2-50": 0.806 V to 1.225 V	VID_VDDC - 1_VDDC × 1.0 mΩ ± 15 mV	Max: VID_VDDC + 50 mV	40 A (TDC)
	"R17M-M1-70": 0.806 V to 1.218 V			28 A (TDC)
VMEMIO	1.35 V or 1.50 V	±3%	±3%	2 A (TDC)
Signal Name	Nominal Set Voltage	DC Tolerance	AC Tolerance	Maximum Current
VDD_GPIO18	1.80 V	±3%	±3%	13 mA
DP_VDDC	0.95 V	±3%	±3%	Crystal Pad Digital Supply 50 mA
DP_VDDR	1.8 V	±3%	±3%	Crystal Pad Analog Supply 40 mA
SPLL_VDDC	0.95 V	±3%	±3%	100 mA
SPLL_PVDD	1.80 V	±3%	±3%	75 mA
MPLL_PVDD	1.80 V	±3%	±3%	90 mA
BIF_VDDC	0.95 V	±3%	±3%	0.8 A
PCIE_VDDC	0.95 V	±3%	±3%	1.0 A
PCIE_PVDD	1.80 V	±3%	±3%	100 mA
TSVDD	1.80 V	±3%	±3%	13 mA
VDD_GPIO33	3.30 V	±9%	±9%	25 mA

[illegible][illegible]

GPU/DDR5





		Project: 330S-14615	
Title: RESVD		Engineer: Ken	
Size: 0			Rev: 01
Date: Monday, January 16, 2016		Sheet: 01	of 01

Power Map

